## Refine Search


Your wildcard search against 10000 terms has yielded the results below.

## Your result set for the last L# is incomplete.

The probable cause is use of unlimited truncation. Revise your search strategy to use limited truncation.

Search Results -

Terms	Documents	
L8 same test\$	17	



DATE: Tuesday, February 28, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB = USPT, U	${\it JSOC,EPAB,JPAB,DWPI,TDBD;\ PLUR} =$	YES; OP=OR	
<u>L12</u>	L8 same test\$	17	<u>L12</u>
<u>L11</u>	L10 same 15	4	<u>L11</u>
<u>L10</u>	test adj1 circuit	24862	<u>L10</u>
<u>L9</u>	L8 same 17	16	<u>L9</u>
<u>L8</u>	L5 same 16	65	<u>L8</u>
<u>L7</u>	enable adj 1 signal	58926	<u>L7</u>
<u>L6</u>	reset adj1 signal	59034	<u>L6</u>
<u>L5</u>	L4 same input same output	346	<u>L5</u>
<u>L4</u>	L3 same signal same enable	447	<u>L4</u>
<u>L3</u>	L2 same control same circuit	1513	<u>L3</u>
<u>L2</u>	L1 same scan	4058	<u>L2</u>

WEST Refine Search Page 2 of 2

 $\underline{L1}$  reset same (flip-flop or latch) 83936  $\underline{L1}$ 

END OF SEARCH HISTORY

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L9: Entry 2 of 16

File: USPT


Oct 26, 1999

DOCUMENT-IDENTIFIER: US 5973529 A

TITLE: Pulse-to-static conversion latch with a self-timed control circuit

### Detailed Description Text (21):

FIG. 15 is a schematic diagram of a preferred embodiment of the local buffer block 130 of FIG. 10, which buffers the LSSD data and controls, and the SRCMOS test-mode signals. This block basically consists of two sections, the upper portion of FIG. 15, which conditions the Scan.sub. -- Enable and RESET signals, and the lower portion, which buffers and distributes the scan-in data, the scan clocks, and the static-evaluate signals. The function of the Scan.sub. -- Enable signal is to prevent self-resetting of the <a href="Latch-nodes"><u>latch-nodes</u></a> during LSSD scanning. The purpose of the Scan.sub. -- Enable buffering circuits, shown in the upper portion of FIG. 15, are to insure that the Scan.sub. -- Enable signal utilized in the local clock and reset generation block 110 is synchronized to the global clock, CLKG. Such synchronization is desired so that single normal-operation cycles can be inserted among multiple scan cycles during LSSD testing. The scan enable path consists of an inverter, two transmission gates, two <u>latches</u> and one NMOS device. The scan enable signal is received by the input inverter/buffer 61. The output of buffer 61 is connected to the input of the first transmission gate TG10. The output of TG10 is connected to node A89. The gate of pMOS device Q91 is connected to node B2 and the gate of nMOS device Q92 is connected to node B3. Nodes B2 and B3 are located in the write-enable generator sub-block 120 within the MS1 circuit. The input of master latch FF19 is connected to node A89. The input of second transmission gate TG20 is connected to the node A90. The output of TG20 is connected to node A92. The gate of pMOS device Q93 is connected to node S43 and the gate of nMOS device Q94 is connected to the complement of node S43, node S44. There is also a scan-inhibit nMOS device QR70 connected to node A92. Activating the RESET signal (active-high) will turn on the nMOS device QR70, thereby pulling-down node A92, which inhibits scan operation.



# <u>First Hit Fwd Refs</u> <u>Previous Doc Next Doc Go to Doc#</u>

Generate Collection Print

L9: Entry 3 of 16 File: USPT Aug 31, 1999

DOCUMENT-IDENTIFIER: US 5946247 A

\*\* See image for <u>Certificate of Correction</u> \*\*
TITLE: Semiconductor memory testing device

### Detailed Description Text (10):

The operations of the <u>scan</u> register 231 having the aforementioned structure are now described. FIG. 2 is a timing chart showing an operation of incorporating data at the data <u>input</u> terminal D when the <u>scan</u> register 231 is employed as an <u>output flipflop</u> of the semiconductor integrated <u>circuit</u> device (RAM) in a normal operation. As shown in FIG. 2, the clock <u>signal</u> (T) is transmitted to the timing <u>signal input</u> terminal T1 of the <u>flip-flop circuit</u> 234 as such through the OR <u>circuit</u> 235 when the shift inhibiting <u>signal</u> (SINH) is at a low level. When the comparison <u>enable signal</u> (CMPEN) is at a low level, the <u>output</u> of the NAND <u>circuit</u> 243 of the comparison <u>circuit</u> 232 regularly goes high and no <u>reset signal</u> (low-level <u>signal</u>) is generated, as shown in FIG. 2. When the shift mode <u>control signal</u> (SM) is at a low level on the leading edge of the clock <u>signal</u> (T), the selector <u>circuit</u> 233 selects the <u>signal input</u> terminal "0", so that the data <u>input signal</u> (D) from the semiconductor integrated <u>circuit</u> device (RAM) is incorporated in the <u>flip-flop</u> circuit 234.

## Detailed Description Text (11):

FIG. 3 is a timing chart showing a shift operation of the <a href="flip-flop circuit">flip-flop circuit</a> 234 in initialization (setting "1") before starting a test of the semiconductor integrated <a href="circuit">circuit</a> device (RAM) or in reading of a test result upon completion of the RAM test. As shown in FIG. 3, the clock <a href="signal">signal</a> (T) is transmitted to the timing <a href="signal">signal</a> input terminal T1 of the <a href="flip-flop circuit">flip-flop circuit</a> 234 as such through the OR <a href="circuit">circuit</a> 235 when the shift inhibiting <a href="signal">signal</a> (SINH) is at a low level. When the comparison <a href="enable signal">enable signal</a> (CMPEN) is at a low level, no <a href="reset signal">reset signal</a> (low-level <a href="signal">signal</a>) is generated from the comparison <a href="circuit">circuit</a> 232. When the shift mode <a href="control signal">control signal</a> (SM) is at a high level on the leading edge of the clock <a href="signal">signal</a> (T), the selector <a href="circuit">circuit</a> 233 selects the <a href="signal input signal">signal</a> (input signal) (SI) is incorporated in the <a href="flip-flop circuit">flip-flop circuit</a> 234 and outputted to the data <a href="output">output</a> terminal O1 (serial <a href="output">output</a> terminal). The data <a href="output">output</a> terminal O1 is connected to the <a href="signal input terminal">signal input terminal</a> ("1") of the next-stage <a href="scan">scan</a> register (see FIG. 23), so that the data is transmitted as a serial <a href="input signal">input signal</a> (SO.Q=SI) for a shift operation.

## <u>Detailed Description Text</u> (22):

Operations of the <u>scan</u> register 251 having the aforementioned structure are now described. FIG. 7 is a timing chart showing an operation of incorporating data at the data <u>input</u> terminal D when the <u>scan</u> register 251 is employed as an <u>output flip-flop</u> of the semiconductor integrated <u>circuit</u> device (RAM) in a normal operation. As shown in FIG. 7, the comparison <u>circuit</u> 232 generates no <u>reset signal</u> when a comparison <u>enable signal</u> (CMPEN) is at a low level. If the shift mode <u>control signal</u> (SM) is at a low level on the leading edge of the clock <u>signal</u> (T), the selector <u>circuit</u> 252 selects the <u>signal input</u> terminal "0", so that the data <u>input signal</u> (D) from the semiconductor integrated <u>circuit</u> device (RAM) is incorporated in the <u>flip-flop</u> circuit 234. Since the data <u>output</u> of the RAM is connected to the data <u>input</u> terminal D, the <u>scan</u> register 251 can be employed as an <u>output flip-flop</u> for the RAM in a normal operation.

## Detailed Description Text (23):

FIG. 8 is a timing chart showing a shift operation. When the comparison <a href="enable signal">enable signal</a> (CMPEN) is at a low level, the comparison <a href="circuit">circuit</a> 232 generates no <a href="reset">reset</a> signal</a>. When the shift mode <a href="control signal">control signal</a> (SM) and the shift inhibiting <a href="signal">signal</a> (SINH) are at high and low levels ("1" and "0") respectively on the leading edge of the clock <a href="signal">signal</a> (SI) is incorporated in the <a href="flip-flopcircuit">flip-flopcircuit</a> 234 through the second selector <a href="circuit">circuit</a> 253 and the first selector <a href="circuit">circuit</a> 252, and outputted to the serial <a href="output">output</a> terminal O1. The serial <a href="output">output</a> terminal O1 is connected to a <a href="signal input">signal input</a> terminal on a serial <a href="input signal">input signal</a> (SI) side of a next-stage <a href="scan">scan</a> register, whereby a shift operation is carried out. The shift operation is carried out in initialization (setting "1") before starting of a RAM test or reading of a test result upon completion of the RAM test.

## Detailed Description Text (25):

FIG. 10 is a timing chart showing a comparing operation. When the shift mode control signal (SM) and the shift inhibiting signal (SINH) are at high levels ("1") respectively on the leading edge of the clock signal (T), the output data SO.Q of the flip-flop circuit 234 is incorporated in the flip-flop circuit 234 itself through the selector circuits 253 and 252. Thus, the data is held. If the data at the data input terminal D and that at an expected data terminal (EXP) are different from each other when the clock signal (T) and the comparison enable signal (CMPEN) are at low and high levels respectively, the reset signal is generated to reset the flip-flop circuit 234 to "0". Since the flip-flop circuit 234 is set at "1" by the initializing shift operation, presence of a failure is stored due to its change to "0". Data on presence/absence of failures held in the scan register 231 are read after completion of the RAM test by a shift operation.

Record Display Form Page 1 of 1

First Hit Previous Doc Next Doc Go to Doc#

Generate Collection Print

L9: Entry 9 of 16 File: JPAB Jul 2, 2004

DOCUMENT-IDENTIFIER: JP 2004184316 A

TITLE: SCANNING TEST CIRCUIT

## Abstract Text (2):

SOLUTION: This scanning test <u>circuit</u> 10 is characterized by being equipped with a <u>flip-flop</u> 100 having a <u>reset input</u> terminal R for inputting a <u>reset signal</u> RST, for inputting <u>scan</u> data SI and data DI, and acquiring <u>output</u> data DO by switching the inputted <u>scan</u> data and data by a <u>scan</u> shift <u>enable signal SCAN</u> SE, and an AND gate 101 which is a <u>reset control</u> means for controlling a <u>reset signal</u> by the <u>scan</u> shift <u>enable signal</u>. This constitution has such an effect that the the number of LSI pins can be reduced because test dedicated pins such as pins for scanning test mode <u>input</u> dedicated for a scanning test or for external <u>reset input</u> are not required to be installed separately.

Next Doc First Hit Previous Doc Go to Doc#

> Generate Collection Print

L9: Entry 9 of 16 File: JPAB Jul 2, 2004

PUB-NO: JP02004184316A

DOCUMENT-IDENTIFIER: JP 2004184316 A

TITLE: SCANNING TEST CIRCUIT

PUBN-DATE: July 2, 2004

INVENTOR-INFORMATION:

NAME COUNTRY

NATSUME, KENICHI

ASSIGNEE-INFORMATION:

NAME COUNTRY

OKI ELECTRIC IND CO LTD

APPL-NO: JP2002353702

APPL-DATE: December 5, 2002

INT-CL (IPC): G01 R 31/28; H01 L 21/822; H01 L 27/04

ABSTRACT:

PROBLEM TO BE SOLVED: To provide a scanning test circuit capable of reducing the number of LSI pins, reducing test patterns, improving a failure detection rate, and reducing a scanning test related circuit scale.

SOLUTION: This scanning test circuit 10 is characterized by being equipped with a <u>flip-flop</u> 100 having a <u>reset input</u> terminal R for inputting a <u>reset signal</u> RST, for inputting scan data SI and data DI, and acquiring output data DO by switching the inputted scan data and data by a scan shift enable signal SCAN SE, and an AND gate 101 which is a reset control means for controlling a reset signal by the scan shift enable signal. This constitution has such an effect that the the number of LSI pins can be reduced because test dedicated pins such as pins for scanning test mode input dedicated for a scanning test or for external reset input are not required to be installed separately.

COPYRIGHT: (C) 2004, JPO&NCIPI

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L11: Entry 1 of 4

File: USPT

Apr 26, 2005

DOCUMENT-IDENTIFIER: US 6886124 B2

TITLE: Low hardware overhead scan based 3-weight weighted random BIST architectures

### Brief Summary Text (75):

Another aspect of the claimed invention, is a parallel type test per <u>scan</u> built-in self <u>test circuit</u> comprising a <u>circuit</u> under test comprising <u>inputs</u>. A set of <u>scan</u> flip flops are connected to the <u>inputs</u>. Each of the <u>scan</u> flip flops have at least a synchronous <u>reset</u> (R) or a synchronous preset (S) pin. A LFSR is provided for loading random vectors that provide <u>input</u> to the set of <u>scan flip-flops</u>. A decoder provides decoder <u>outputs</u>, wherein the decoder <u>outputs control</u> the R and S pins in the <u>scan flip-flops</u>. The decoder comprises a functionality of a global generator. A counter provides <u>inputs</u> to the decoder that determine a state of the decoder <u>outputs</u>. An <u>enable provides inputs</u> for the decoder. The decoder provides overriding <u>signals</u> to <u>inputs</u> of the <u>circuit</u> by controlling the <u>input</u> to the R and S pins. The overriding <u>signals</u> override the random vectors based on <u>inputs</u> in a generator for test patterns for hard faults, said tests being generated by an automatic test pattern generator.

### CLAIMS:

15. A parallel type test per <u>scan</u> built-in self <u>test circuit</u> comprising: a <u>circuit</u> under test comprising <u>inputs</u>; a set of <u>scan</u> flip flops that are connected to the <u>inputs</u>, <u>each of said scan</u> flip flops having at least a synchronous <u>reset</u> (R) or a synchronous preset (S) pin; a LFSR for loading random vectors that provide <u>input</u> to the set of <u>scan flip-flops</u>; a decoder providing decoder <u>outputs</u>, wherein said decoder <u>outputs control</u> the R and S pins in the <u>scan flip-flops</u>, said decoder comprising a functionality of a global generator; a counter providing <u>inputs</u> to the decoder that determine a state of the decoder <u>outputs</u>; and an <u>enable input</u> for the decoder, wherein the decoder provides overriding <u>signals</u> to by controlling the <u>input</u> to the R and S pins, said overriding <u>signals</u> overriding the random vectors based on tests in a generator for test patterns for hard faults, said tests being generated by an automatic test pattern generator.

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L12: Entry 2 of 17

File: USPT

Oct 26, 1999

DOCUMENT-IDENTIFIER: US 5973529 A

TITLE: Pulse-to-static conversion latch with a self-timed control circuit

## <u>Detailed Description Text</u> (21):

FIG. 15 is a schematic diagram of a preferred embodiment of the local buffer block 130 of FIG. 10, which buffers the LSSD data and controls, and the SRCMOS test-mode signals. This block basically consists of two sections, the upper portion of FIG. 15, which conditions the Scan.sub. -- Enable and RESET signals, and the lower portion, which buffers and distributes the scan-in data, the scan clocks, and the static-evaluate signals. The function of the Scan.sub. -- Enable signal is to prevent self-resetting of the latch-nodes during LSSD scanning. The purpose of the Scan.sub. -- Enable buffering circuits, shown in the upper portion of FIG. 15, are to insure that the Scan.sub. -- Enable signal utilized in the local clock and reset generation block 110 is synchronized to the global clock, CLKG. Such synchronization is desired so that single normal-operation cycles can be inserted among multiple scan cycles during LSSD testing. The scan enable path consists of an inverter, two transmission gates, two latches and one NMOS device. The scan enable signal is received by the input inverter/buffer 61. The output of buffer 61 is connected to the input of the first transmission gate TG10. The output of TG10 is connected to node A89. The gate of pMOS device Q91 is connected to node B2 and the gate of nMOS device Q92 is connected to node B3. Nodes B2 and B3 are located in the write-enable generator sub-block 120 within the MS1 circuit. The input of master latch FF19 is connected to node A89. The input of second transmission gate TG20 is connected to the node A90. The output of TG20 is connected to node A92. The gate of pMOS device Q93 is connected to node S43 and the gate of nMOS device Q94 is connected to the complement of node S43, node S44. There is also a scan-inhibit nMOS device QR70 connected to node A92. Activating the RESET signal (active-high) will turn on the nMOS device QR70, thereby pulling-down node A92, which inhibits scan operation.

<u>Previous Doc</u> <u>Next Doc</u> <u>Go to Doc#</u>

Generate Collection Print

L12: Entry 4 of 17 File: USPT Jun 8, 1999

DOCUMENT-IDENTIFIER: US 5911039 A

TITLE: Integrated circuit device comprising a plurality of functional modules each

performing predetermined function

## Detailed Description Text (6):

In the <u>scan</u> path selecting <u>circuit</u> 5 shown in FIG. 2, the D <u>latches</u> 15 and 16 each having the <u>reset</u> function are connected in series and function as a shift register. That is, a <u>signal</u> held in the master <u>latch</u> 15 is outputted from the <u>scan</u> path <u>enable</u> terminal 21 and supplied to the <u>output control signal</u> line of the tri-state buffer 4 (FIG. 1). A selecting <u>signal</u> or test command <u>signal</u> SSI (FIG. 3) on the shift path 8 (FIG. 1) is inputted to the D <u>latch</u> 15 through a selecting data <u>input</u> terminal 17 and then the shift register comprising the D <u>latches</u> 15 and 16 performs a shift operation in response to non-overlapped two-phased clocks T1 and T2 (FIG. 3) applied through the shift clock terminals 18 and 19 from the <u>control signal</u> line 9 of FIG. 1. Then, the selecting <u>signal</u> SSO (FIG. 3) is outputted onto the shift path 8 through the selecting data <u>output</u> terminal 22. The data of the D <u>latches</u> 15 and 16 is fixed to an "L" (logical low) level in response to a <u>reset signal</u> inputted through the reset signal input terminal 20.

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L12: Entry 5 of 17 File: USPT Sep 29, 1998

DOCUMENT-IDENTIFIER: US 5815512 A

TITLE: Semiconductor memory testing device

## <u>Detailed Description Text</u> (11):

FIG. 3 is a timing chart showing a shift operation of the <a href="flop-flop-circuit">flop-flop-circuit</a> 234 in initialization (setting "1") before starting a <a href="test">test</a> of the semiconductor integrated <a href="circuit">circuit</a> device (RAM) or in reading of a <a href="test">test</a> result upon completion of the RAM <a href="test">test</a>. As shown in FIG. 3, the clock <a href="signal">signal</a> (T) is transmitted to the timing <a href="signal">signal</a> input terminal T1 of the <a href="flip-flop-circuit">flip-flop-circuit</a> 234 as such through the OR <a href="circuit">circuit</a> 235 when the shift inhibiting <a href="signal">signal</a> (SINH) is at a low level. When the comparison <a href="enable signal">enable signal</a> (CMPEN) is at a low level, no <a href="reset signal">reset signal</a> (low-level <a href="signal">signal</a>) is <a href="generated">generated</a> from the comparison <a href="circuit">circuit</a> 232. When the shift mode <a href="control signal">control signal</a> (SM) is at a high level on the leading edge of the clock <a href="signal">signal</a> (T), the selector <a href="circuit">circuit</a> 233 selects the <a href="signal input signal">signal input signal</a> (SI) is incorporated in the <a href="flip-flop-circuit">flip-flop circuit</a> 234 and outputted to the data <a href="output terminal">output terminal</a> (SI) is connected to the <a href="signal input terminal">signal input terminal</a> (Ul") of the next-stage <a href="scan">scan</a> register (see FIG. 23), so that the data is transmitted as a serial <a href="input signal">input signal</a> (SO.Q=SI) for a shift operation.

## <u>Detailed Description Text</u> (23):

FIG. 8 is a timing chart showing a shift operation. When the comparison <a href="enable signal">enable signal</a> (CMPEN) is at a low level, the comparison <a href="circuit 232">circuit 232</a> generates no <a href="reset">reset</a> signal. When the shift mode <a href="control signal">control signal</a> (SM) and the shift inhibiting <a href="signal">signal</a> (SINH) are at high and low levels ("1" and "0") respectively on the leading edge of the clock <a href="signal">signal</a> (T), the serial <a href="input signal">input signal</a> (SI) is incorporated in the <a href="flip-flopcircuit">flip-flopcircuit</a> 234 through the second selector <a href="circuit">circuit</a> 253 and the first selector <a href="circuit">circuit</a> 252, and outputted to the serial <a href="output terminal">output terminal</a> O1. The serial <a href="output terminal">output terminal</a> O1 is connected to a <a href="signal input terminal">signal</a> (SI) side of a <a href="next-stage">next-stage</a> <a href="scan">scan</a> register, whereby a shift operation is carried out. The shift operation is carried out in initialization (setting "1") before starting of a RAM <a href="test">test</a> or reading of a <a href="test">test</a> result upon completion of the RAM test.

## Detailed Description Text (25):

FIG. 10 is a timing chart showing a comparing operation. When the shift mode control signal (SM) and the shift inhibiting signal (SINH) are at high levels ("1") respectively on the leading edge of the clock signal (T), the output data SO.Q of the flip-flop circuit 234 is incorporated in the flip-flop circuit 234 itself through the selector circuits 253 and 252. Thus, the data is held. If the data at the data input terminal D and that at an expected data terminal (EXP) are different from each other when the clock signal (T) and the comparison enable signal (CMPEN) are at low and high levels respectively, the reset signal is generated to reset the flip-flop circuit 234 to "0". Since the flip-flop circuit 234 is set at "1" by the initializing shift operation, presence of a failure is stored due to its change to "0". Data on presence/absence of failures held in the scan register 231 are read after completion of the RAM test by a shift operation.



## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2004/0153915 A1 (43) Pub. Date:

(54) RESETTING LATCH CIRCUITS WITHIN A FUNCTIONAL CIRCUIT AND A TEST WRAPPER CIRCUIT

(76) Inventor: Teresa Louise McLaurin, Dripping Springs, TX (US)

> Correspondence Address: NIXON & VANDERHYE, PC 1100 N GLEBE ROAD 8TH FLOOR ARLINGTON, VA 22201-4714 (US)

(21) Appl. No.: 10/356,587

(22) Filed: Feb. 3, 2003

**Publication Classification** 

(52) U.S. Cl. ......714/724

Aug. 5, 2004

**ABSTRACT** 

Within an integrated circuit 2 a functional block of circuitry 6 has an associated test wrapper circuit 10. The functional block of circuitry 6 includes functional latches 14 at least some of which may also serve as shared test latches 18 within the test wrapper circuitry 10. Separate reset signals reset\_wrp, reset\_int are generated for the test latches and shared test latches 18 as distinct from the functional latches 14. Thus, during testing, power consuming activity of the functional latches 14 can be suppressed if it is not desired to test the functional block of circuitry 6 itself. This is a particularly useful technique when a functional block of circuitry 6 is required to operate in an extest mode in which output signals from it are required to be driven so that other elements in the overall design may be tested and yet the internal action of the functional block of circuity 6 is not under test.

